

Attorney Docket No.: CYPR-CD96031CR

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s):

C.W. Jones

Confirmation No. Not yet assigned

Serial No.:

09/490,017

Group Art Unit: 2117

Filed:

01/21/00

Examiner: John P Trimmings

Title:

METHOD AND APPARATUS FOR GENERATING AN OPTIMAL TEST

PATTERN FOR SEQUENCE DETECTION

Form 1449

U.S. Patent Documents

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-	Filing Date
/JPT/	A	5383143	01/1995	Crounch et al.	0000000000000	000000000000	
/JPT/ ·	В	5144230	09/1992	Katoozi et al.	1		
/JPT/	С	5258986	11/1993	Zerbe	1		
/JPT/	D	5390192	02/1995	Fujieda		No.	
/JPT/	Ε	5568437	10/1996	Jamal		NAME OF THE PERSON OF THE PERS	
/JPT/	F	5541942	07/1996	Strouss	500000000000000000000000000000000000000	000000000000000000000000000000000000000	

Foreign Patent or Published Foreign Patent Application

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub- class	Trans	lation
	G				- 10.000	0,000	1103	110

Other Documents

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journ	al) of Publication		
/JPT/	Н	Mississippi State University; EE3111 DIGITAL DEVICES DESIGN LABORATORY MANUAL, Fourth Edition; Jan. 1994			
/JPT/	1	Manoj Franklin and Kewal K. Saluja; EMBEDDED RAM TESTING; 1995 IEEE; pp.29-33			
/JPT/	J	H. Maeno, K. Nii, S. Sakayanagi and S. Kato; "LSSD COMPATIBLE AND CONCURRENTLY TESTABLE RAM;" 1992 International Test Conference Proceedings, IEEE; pp. 608-614			
/JPT/	К	H. Maeno, T. Hanibuchi, T. Tada, R. Walters, and T. Eto, "TESTING OF EMBEDDED RAM USING EXHAUSTIVE RANDOM SEQUENCES;" 1987 International Test Conference, IEEE; pp. 105-110			
Examiner /John P Trimmings/			Date Considered 05/10/2010		

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.